Introduction
It goes without saying that serial communication is advantageous over parallel. Asynchronous serial communication has advantages of less transmission line, high reliability & therefore it is widely used in exchanging data between computer & peripherals. Asynchronous serial communication is usually implemented by UART (Universal Asynchronous Receiver Transmitter). UART permits full-duplex communication in serial link for short distance off-board data transfer, thus has been widely used in the data communications, embedded control systems. In real world applications only a few of the key features of UART are required. Specifically interfaced UART chip means waste of resources & increased cost, which is undesired problem. Therefore in this research we are trying to implement an UART-core in FPGA using Verilog which effectively solves the above problem.
The UART protocol is an asynchronous serial connectivity protocol that takes data in bytes in parallel & transmits that data as individual bits in a sequential manner. At the target end, another UART rearranges the bits into complete bytes. UART protocol is widely used for short serial transmission interface, low-cost communication. The UART usually does not directly interact with external signals between different items of equipment. We use separate interface devices to convert the logic level signals of the UART to and from the external signaling levels.
-191 - All tasks of the UART hardware are controlled by a clock signal which runs at a multiple of the data rate. The receiver checks the state of the incoming signal on each clock pulse, looking for the beginning of the start bit. UART receiver receives data in serial manner & converts it into parallel data. The proposed receiver Finite State Machine has five states:
• Start state : the receiver Finite State Machine awaits the start bit, when the receiver is reset.
• Centre state: receiver detect data after synchronizing the clock pulse. If baud rate synchronization fails then it returns to Start state. 
Proposed architecture

A. Character Encoding
In our UART architecture, each data is transmitted with a Start Bit (S) at logic low which shows transmission is about to begin, 8-bit data bits (D0-D7), a parity bit (PB) to determine the data received without error (this is optional) & Stop Bit(s)(P) at logic high to mark the end of a data transfer. The time interval from a start bit to stop bit is termed as a frame (Fig. 1) .
B. UART Receiver
All tasks of the UART hardware are controlled by a clock signal which runs at a multiple of the data rate. The receiver checks the state of the incoming signal on each clock pulse, looking for the beginning of the start bit. UART receiver receives data in serial manner & converts it into parallel data (Fig. 2) . The proposed receiver Finite State Machine has five states:
-192 - • Sample state: when data bit has been sampled and tested, state machine would always transfer into Wait state and wait for the next data bit to come.
• Stop state: after getting new data, it changes the state to Start state.
C. UART Transmitter
The UART transmitter takes data in parallel manner & transmits the data serially in basic UART frame format. Transmitter sends data after every transmitter clock cycle and according to Baud rate (Fig. 3) .
The proposed transmitter Finite State Machine has five states:
• Rest state: before transmitting signal is initiated, the state machine remains in this state. After feeding data into input data bus of UART, Start state comes.
• Start state: in this state clock synchronization takes place after the transmitter transmits the start bit (logic 0 signal) & the state of the machine changes to P2S (Parallel to Serial Conversion state) • P2S state: this state waits until data conversion from parallel to serial completes. After conversion, Shift state comes. Also, it is checked whether data frame has been completed or not. After completion of data frame state changes to Stop state.
• Shift state: The state machine immediately returns to P2S state after shifting the data to Tx.
• Stop state: in this state, stop bit (logic 1 signal) is transmitted, after completing the data frame, the machine returns to Rest state. 
D. Control Register
The control register is programmable register. The no. of data bits to be transmitted, the baud rate, the no. of stop bits, whether parity is present & the type of parity is determined by programming of this register (Table 1 ).
E. Baud rate generator
Baud rate generator is actually a clock divider circuit. It divides the system clock with suitable divisor to generate the desired baud rates. In this proposed model Baud rate error is minimized automatically. Table 2 represents the divisors used for the baud rate generated. The system clock is considered as 50 MHz.
The proposed uart module
The UART top module as shown in Fig. 1 The UART module has 4 internal blocks:
• Baud_Generator
• Operational_Unit.
• Interface_Unit.
• Tx_Rx_Unit.
A. Simulation results
In this simulation we are making parity bit disabled & using one stop bit. Bit description: C7: -don't care; C6: -no. of stop bits; C5, C4: -data bits; C3: -parity enable/disable bit; C2, C1, C0: -baud rate setting bits. orms for th ort of UART t frame. orms for th ort of UART t frame. 
